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Abstract—Series Loaded Resonant (SLR) converter is a
well known topology typically used in kilowatt-range power
supplies. The topology may operate in either continuous or
discontinuous conduction modes whose switching properties
are covered in many power electronic text books. However,
information related to the actual converter’s efficiency for
each conduction mode is lacking and thus will be addressed
in this paper. The development of a lab scale SLR converter
will be described along with results of computer simulation.
Efficiency performance from hardware results for each
conduction mode when output power and switching
frequency are varied will also be discussed.
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I.

INTRODUCTION

One of the trends in the Power Electronics field is the
pursuit of highly efficient power supplies. This has
motivated engineers to come up with new designs that
drastically improve power conversion. Switching power
supplies have typical efficiency of 70% to 80% compared
to the 50% to 60% of regular linear power supplies
making them highly preferable [1]. These power supplies
transform energy by basically turning on and off the input
voltage very fast, so the output voltage is the average of
the switched input voltage over a period of time.
The efficiency of a converter is determined by how
well the input power is being processed to deliver the
desired output power to the load. Efficiency then is the
ratio of the average output power over the average input
power. As previously stated, switching power supplies
provide an efficiency of about 80%, and so the remaining
20% or less is the power that “stays” in the power
converter in the form of semiconductor forward drop loss,
ac switching loss, and dc conduction loss, among others.
A resonant converter is a power supply topology that
enables improved efficiency by introducing sinusoidal
switching waveforms instead of the more commonly used
square switching waveforms [2]. This causes the
provision of Zero Current Switching (ZCS) and the Zero
Voltage Switching (ZVS) modes. With these modes, the
switch in the converter is turned on or off when the
current or voltage across it is zero, thus switching losses
are minimized [3].
To produce the sinusoidal waveforms, the resonant
converter utilizes an LC resonant tank circuit. Another
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main advantage of having sinusoidal switching besides
efficiency is that the total harmonic distortion and
electromagnetic interference will also be reduced which
are important in many applications that require a “quiet”
power supply.
Due to the aforementioned advantages, resonant
converter is an obvious choice for high-voltage highfrequency power supplies commonly found in medical
equipment [4]. To achieve a high-voltage converter, the
transformer would be a step-up transformer and a voltage
multiplier circuit would be added [5]. This paper presents
one type of resonant converter called the Series Loaded
Resonant (SLR) converter. Like in any other resonant
converters, the SLR may also operate in either continuous
or discontinuous conduction modes. References on the
switching characteristics of each mode in SLR are
plentiful. However, there seems to be minimum
information on how each mode impacts converter’s actual
efficiency both over load and switching frequency
operations.
This paper presents results of a study which
investigated the efficiency performance of SLR when
operated in its three different modes. To aid in the
hardware, computer simulation was first performed
whose results will be described. A lab scale SLR
converter was then built and tested to assess the actual
efficiency performance of SLR in the three different
modes. Results of the hardware tests will be explained.
II. SLR DESIGN
Figure 1 illustrates the basic power stage of the SLR
converter. The design of the SLR converter presented in
this paper considered the main parameters such as
resonant frequency, component stresses, and transistor
losses were each considered in the design. For the
hardware, the output power (<100W) and output voltage
(15V) ratings were chosen to be low enough such that no
transformer would be needed for the converter.

2009 IEEE Symposium on Industrial Electronics and Applications (ISIEA 2009), October 4-6, 2009, Kuala Lumpur, Malaysia

D1

Q1

Q2

D2

Lt

Ct

Vin

Co

D3

Q3

Q4

Rout

D4

Figure 1.Power stage of SLR converter

The power MOSFETs Q1 through Q4 were chosen
based on its low RDS(on) due to the large inductor peak
current of the SLR. The MOSFETs used also have fast
switching capability such that they can be switched
reliably at 11.1 MHz. It was determined that a resonant
frequency around 90 kHz would provide good testing
ground considering that diode losses increase with
operating frequency. The characteristic impedance of the
resonant tank was chosen to be 50 Ohms. This would be
high enough so that the tank current would not be too
high, but low enough to allow enough current for the
output. With the resonant frequency and characteristic
impedance chosen, the values of the resonant components
can be calculated using ߱ ൌ 1⁄√ ܥܮ, and ܼ ൌ ඥܮ⁄ ܥ.
C=

L=

1

ω0 Z 0

1
Cω 0

2

=

=

1
= 35.4nF
2π ⋅ 90kHz ⋅ 50Ω

1
33nF ⋅ (2π ⋅ 90kHz )

2

= 94.7 μH

use in the design since they typically have a low
equivalent series resistance (ESR) value and, therefore,
fewer losses.
Each of the three types of diodes was a standard TO220 package. The choice in package was made to ensure
that parasitic capacitances and thermal properties would
be similar for all diodes. Since the diodes were required to
handle the full supply voltage, their blocking ability had to
be rated for at least 30V. The maximum peak current they
were required to handle was 1.13A, the same as the
maximum peak current through the inductor. The
maximum average current would depend on how long
each diode was turned on in a given cycle. In the worst
case scenario, a given diode would be operating at a 25%
duty cycle. With the current assumed to be sinusoidal, the
maximum average diode current was:
I=

Vd − Vc0
sin ω 0 t
Z0

0.25T

∫
0

(7)

III. COMPUTER SIMULATION
Following the design as described in the previous
section, the SLR converter was simulated using Orcad
PSpice. Figure 2 depicts the schematic used for the
simulation incorporating those values calculated from the
design.
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The DC output voltage of the SLR converter cannot
exceed the input voltage. Hence, the maximum peak
forward voltage that the output rectifier diodes would
need to handle is ܸ௫ ൌ √2ܸௗ ൌ 42 V. The maximum
peak current of these diodes is the same as the anti-parallel
diodes, or 1.13A. However, maximum average current for
the rectifier diodes would be doubled, since their duty
cycle is 50%, as opposed to 25%.

In order to determine peak values for the resonant
current and voltage, two equations for resonant circuits are
needed. The equations for inductor current and capacitor
voltage in an undamped series resonant circuit are:

i L (t ) = I L0 cos ω 0 t +
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where IL0 is the initial inductor current, VC0 is the initial
capacitor voltage, and Vd is the source voltage. To find the
maximum resonant inductor current and capacitor voltage:
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Figure 2. OrCAD schematic of SLR converter

30 − ( −2V0 )
sin ω0t = 1.13 A
iL ( t ) = (0) cos ω0t +
53Ω

(5)

vc (t ) = 30 − ( 30 − (−30) ) cos ω0t = 90V

(6)

A large core was used for the inductor, which was
wound with AWG 16 solid copper wire. Large core and
thick wire were used to reduce both copper and core
losses. Ceramic multilayered capacitors were chosen for
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The SLR converter model was carefully done in order
to provide the most meaningful results. For example, the
diode characteristics such as forward voltage drop,
junction capacitance, reverse leakage, reverse breakdown
voltage, and reverse recovery time were modified from the
given values in their manufacturer’s datasheets to simulate
the real model of the diodes.
To simulate the converter in Discontinuous Conduction
Mode (DCM), the frequency was set to 28.5 kHz. The
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load resistance was 41.3 Ohms. The maximum resonant
current obtained was 766 mA. For Contiinuous Conduction
Mode below resonance (CCM 1), with fs = 56.5 kHz, the
maximum resonant current obtained by simulation was
871 mA. In CCM 2 above resonance, with fs = 100 kHz,
the maximum resonant current obtained by simulation was
1.1 A. Figures 3-5 show the inductor current waveforms
for DCM, CCM 1, and CCM 2 respectiively. As shown in
Figure 3 that the resonant inductor cuurrent waveform is
indeed discontinuous. The width of thhe discontinuity in
the waveform is determined by the switcching frequency of
the converter. Figure 4 shows the same inductor waveform
when the switching frequency is below resonant
frequency. When comparing Figures 3, 4 and 5, it is
evident that DCM waveform is thhe most distorted
waveform (away from sinusoidal). Thiis implies that the
waveform contains the most harmonicss compared to the
other two modes. In turn, the larger harm
monic content will
cause more losses in the circuit in the form of more copper
loss due to skin effect, and more core loss due to increased
hysteresis and eddy current losses. Connsequently, for the
same output power, the DCM mode would suffer more
copper and core loss and hence would impact the
efficiency of the converter. Figure 6 shoows an example of
efficiency plot of the SLR converter in CCM 1 mode.
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Figure 6. Efficiency of SLR in CCM 1 mode

IV.

HARDWARE MEASUREMENTS

To assess the real impact off different operating modes
on the SLR converter’s efficiency, a lab scale SLR
converter was built as shown in Figure 7. The switching
me frequencies used in the
frequencies were set to the sam
simulations. As shown in Figurre 7, the circuit is built on a
prototype board with the different
f
stages of the circuit
labeled.
In DCM, CCM 1, and CCM
M 2 the maximum resonant
currents were 0.672 A, 1.02 A, and 0.680 A, respectively.
These waveforms are shownn in Figures 8-10. When
compared to Figures 3 to 5, we can see that, although
there are differences in the peeak values of the inductor
current, the shape of the waveeform in all three modes is
in agreement with those obtaineed from simulation.
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Figure 5. CCM 2 inductor current waveform
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Figure 11. Percent efficienncy as a function of load
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Next, the efficiency of the SLR
R converter was
measured as a function of load resistannce and frequency.
The load resistance was varied while the output voltage
was fixed. The switching frequency hadd to be continually
adjusted to regulate the voltage. The input voltage was
held at a constant 30V. In DCM, the looad resistance was
varied from 60 ohms at full load to 240 ohms at light
load. In CCM 1, the load resistance was varied from 40
ohms to 80 ohms. In CCM 2, the looad resistance was
varied from 40 ohms to 100 ohms. Thee results are shown
in Figure 11.
A frequency versus efficiency plot was also obtained
from the performance data as shown in Figure 12. An
efficiency trend was observed in each mode; however the
curve is not a continuous one. Thiis is because the
converter efficiency typically declinees as the output
voltage is reduced and each mode was evaluated at a
different output voltage. Also recall that the operating
mode of the converter depends on the switching
frequency used. So, the operating modde of the converter
shifts from DCM to CCM 1 and too CCM 2 as the
switching frequency is increasedd. Despite the
discontinuity of the efficiency in Figuree 12, nevertheless,
meaningful information can still be obtained from this
plot about diode performance at differennt frequencies.
From the two scenarios in measuring the efficiency, we
can conclude that the DCM is indeed thhe mode that yields
the lowest efficiency. As discussed preeviously, this is in
agreement with the expectation that DCM contains the
most harmonics which will degrade the efficiency.
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Figure 12. Percent efficiency for as a function of switching frequency

The maximum resonant currrent obtained in hardware
varied slightly from the simullated results. In DCM, the
simulated value approximatedd the actual result fairly
accurately. However, in CCM 1 the simulated result was
lower than the actual resuult. This is because the
simulation and hardware have different resonant
frequencies. In simulation, thhe resonant frequency is
exactly 90 kHz. However, it was found that the actual
resonant frequency is less than 90 kHz. The resonant
current depends on the relationship between the switching
frequency and the resonannt frequency. Since the
mulation was further away
switching frequency in the sim
from resonance than it was in hardware, it would be
expected that the resonant currrent be lower in simulation.
When observing CCM 2, the maximum resonant current
was higher in simulation thann in hardware. This is also
due to a shift in the resonnant frequency. Since the
mulation is closer in relation
switching frequency in the sim
to resonance than in hardwarre, it is expected that the
current would be lower in harddware. Another explanation
for this is since although lossees are modeled in PSpice,
actual circuit losses due to switching are greater. The
PSpice inductor and capacitor models do not include core
losses or ESR which aree emphasized at higher
frequencies. Table 1 summaarizes and compares the
results obtained from simulaation and from hardware
m simulation and hardware
measurements. The results from
show overall consistency and agreement from each other.
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Table 1. Maximum Resonant Current Obtained from
Simulation and Hardware
Simulation

DCM
0.766 A

CCM 1
0.871 A

CCM 2
1.10 A

Hardware

0.672 A

1.02 A

0.680 A

V.

CONCLUSION

In this paper, the efficiency performance of the SLR
converter was investigated. The difference in converter
efficiency was most noticeable in CCM 1, but even then
most of the time it wasn’t much more than a one percent
difference. Although the efficiency measured was
relatively low for a resonant converter, the efficiency data
still correlates with one another. From the hardware
results, it was observed that the efficiency of DCM was
the lowest among the three conduction modes, both when
load was varied and when the switching frequency was
varied. This is in agreement with the fact that DCM
produces the highest harmonics since its resonant current
waveform is the most distorted among all three
conduction modes. The higher harmonics then translates
to increased losses in the converter due to skin effect and
core loss. It is therefore expected that CCM 2, having the
least distorted resonant waveform, turned out to be the
most efficient among the three conduction modes.
An example of a follow up study is to conduct
efficiency measurement where all three modes are
operated at a same switching frequency. This
consequently will have to be done by adjusting the
resonant frequency of the converter. To maximize
accuracy of the measurement, resonant frequency
adjustment may be performed by adjusting the resonant
capacitance value.
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